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Abstract: Performance analysis tools allow application developers to identify and characterize
the inefficiencies that cause performance degradation in their codes, allowing for application
optimizations. Due to the increasing interest in the High Performance Computing (HPC) community
towards energy-efficiency issues, it is of paramount importance to be able to correlate performance
and power figures within the same profiling and analysis tools. For this reason, we present a
performance and energy-efficiency study aimed at demonstrating how a single tool can be used
to collect most of the relevant metrics. In particular, we show how the same analysis techniques
can be applicable on different architectures, analyzing the same HPC application on a high-end
and a low-power cluster. The former cluster embeds Intel Haswell CPUs and NVIDIA K80 GPUs,
while the latter is made up of NVIDIA Jetson TX1 boards, each hosting an Arm Cortex-A57 CPU and
an NVIDIA Tegra X1 Maxwell GPU.
Keywords: performance analysis tools; power drain; energy to solution; paraver; GPU; cluster,
High-Performance Computing
1. Introduction and Related Works
Performance analysis tools allow application developers to identify and characterize the
inefficiencies that cause performance degradation in their codes. Profiling and analysis is often
the first step towards the optimization of an application. In addition, being able to observe and
measure the behavior of parallel applications at scale, or at least in a multi-node context, can show
unexpected pitfalls and insightful information about performance bottlenecks and/or opportunities
for performance and energy-efficiency improvements.
The problem of improving energy efficiency of HPC technology has become increasingly relevant
in recent years [1] and it is now listed as one of the hardest challenges for exa-scale systems, e.g.,
in the report about the top 10 systems by the US–DoE [2]. The HPC community has therefore
developed a strong interest towards integrating power and energy aspects into application analysis,
allowing developers to not only optimize their codes for performance, but also to investigate their
energy-efficiency.
Several tools were developed to target this need. Survey studies like the one by S. Benedict [3]
already provides an overview of the tools available on the market, but we want to complement it with
the flexible and visual approach allowed by the Barcelona Supercomputing Center (BSC) performance
analysis tools (https://tools.bsc.es). The Extrae instrumentation library collects performance traces of
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parallel applications with minimal overhead, while Paraver [4], a postmortem advanced trace visualizer,
allows for the inspection of Extrae traces, enabling several kinds of advanced visual and numerical
analysis on the collected metrics. The use of Extrae and Paraver to acquire and visualize power
related information in the context of a parallel scientific application profiling, has been introduced
in [5], but at the time external power meters were needed and a specific library had to be used.
Moreover, instrumentation of the application code was required. In our work we aim to show how
Extrae and Paraver can nowadays be used to perform performance and power/energy analysis on
generic applications, both on architectures where hardware counters are available [6] and integrated in
the PAPI library [7], but also where external sensors and power meters have to be used, without the
need for manually instrumenting the application.
Schöne et al. in [8] recently introduced the possibility of extending ScoreP with plugins,
an instrumentation library similar to Extrae. According to Figure 10 of [8], those extensions of
ScoreP make possible analyses similar to the ones introduced in this work, however it is not clear if this
approach has been tested on Arm architectures with custom power monitoring infrastructures like the
one we present here in one of the clusters we analyze. TU Dresden in collaboration with ATOS/Bull
are introducing the High Definition Energy Efficiency Monitoring (HDEEM) infrastructure in order to
be able to monitor large HPC facilities [9,10]. This approach is complementary to the one we introduce
in this paper, as it requires extra special purpose hardware for collecting HDEEM data. It is important
to note that we are working together with ATOS/Bull within the Mont-Blanc 3 project in order to
support HDEEM measurements in our infrastructure.
The European project READEX, also leveraging Mont-Blanc platforms, is collecting HDEEM and
RAPL data that are then elaborated by the MERIC tool for tuning the most efficient configuration per
application bases [11]. Our work focuses on the possibility of visualizing and correlating multi-node
performance and power information, instead of single-node optimization of specific variables as
proposed by READEX.
In agreement with the ideas proposed by C. Bekas et al. [12] we present in our work how to easily
access metrics such FLOPS/Watt, but also how to derive metrics such as energy to solution and energy
delay product from an application trace. Another promising approach towards energy-efficiency in
HPC is the one of the EEHPCWG of N. Bates [13], trying to push an awareness action at the data center
level. Part of this effort is the approach of optimizing the job scheduling using different power-aware
policies presented by D. Tafani et al. [14] or adding hardware/software extensions for improving
energy awareness as presented by W. A. Ahmad et al. [15]. Various attempts to take advantage of
mobile technology for increasing energy efficiency of HPC systems have also been taken in the recent
past. The closest to our work are the EU Mont-Blanc project [16,17] and the COSA project [18,19],
but several other examples can be found in the literature [20–23].
Our work is complementary to all these efforts, as we aim to have an ecosystem of tools,
allowing the analysis of performance and power/energy related metrics of large scale applications
while running on both, classical high-end HPC clusters, as well as innovative and experimental setups.
Such tools target the HPC application developers more than the data-center engineers, raising an
“energy awareness” in application experts, and making it easier to compare different implementations
and architectures.
As a representative of high-end clusters we adopted a GPU dense cluster hosted at the University
of Ferrara & INFN (Italy) named COKA, embedding Intel Haswell CPUs and discrete NVIDIA K80
GPUs, while, as a representative of innovative and experimental low-power setups, we adopted a
Jetson TX1 based cluster hosted at the Barcelona Supercomputing Center (Spain), featuring Arm-based
SoCs with an integrated CUDA-capable GPU.
This paper is an extended version of [24], a proceedings paper presented at the Mini-symposium
on energy aware scientific computing on low power and heterogeneous architectures, hold at the ParCo
2017 conference, by the same authors, in which early performance and power analysis on the same
application were presented running exclusively on Intel and Arm CPUs. In the current paper we extend
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our methodology and performance tools in order to include the possibility of studying performance
and power figures of parallel HPC applications running also on high-end and low power NVIDIA
GPUs hosted in both clusters under consideration.
This document is organized as follows: in Section 2 we introduce the problem we want to tackle;
in Section 3 we describe the hardware and software configuration in which we have performed our
experiments, highlighting the details of the benchmarking application; and then in Section 4 we give
examples of actual metrics which can be acquired, showing possible performance and power analysis
exploiting them. Section 5 collects our final comments and future research steps.
2. Problem Analysis
The sensitivity of High-Performance Computing (HPC) towards energy efficiency has continued
to grow in the scientific community in recent years. The number of Google Scholar hits for the key
words “HPC energy efficiency” in 2016 is roughly the same as for the whole triennium 2013–2015. This
is just a coarse metric that confirms the urgency of making HPC systems more energy efficient. As we
believe that part of this efficiency can be obtained by fine tuning codes and system configurations,
we focus in this work on addressing the question: How can we make parallel application developers and
scientists embrace concepts like compute efficiency and energy consumption?
As the first corollary of this broad question, we address in this work the problem of studying in a
graphical manner both performance and power figures of an application taken as representative of
HPC workload. We selected as testbeds two different cluster configurations, based on relevant modern
architectures: Intel and Arm CPUs and NVIDIA GPUs, used as accelerators.
As a second corollary of the general question, while it is relatively easy to have overall figures
of performance and power (e.g., total number of floating point operation executed, total execution
time, average power consumption, etc.), being able to analyze portions of the execution on multi-node
cluster is not trivial. We believe that this last approach is relevant, since knowing and overcoming
performance inefficiency at the microscopic level can lead to performance improvements and/or power
optimizations. As an example, the identification of memory-bound phases, or in general, phases in
which not all of the computational resources are exploited, would allow the application and assessment
techniques such as Dynamic Voltage and Frequency Scaling (DVFS) to lower the processor frequency
to save energy [25].
3. Proposed Methodology
To address the first corollary presented in Section 2, we consider in this work two HPC clusters
based on different architectures. A high-end HPC cluster based on Intel CPUs and NVIDIA GPUs and
a low-power cluster, made of NVIDIA Jetson TX1 boards:
• The High-end HPC cluster comprises 5 computing nodes, where every node embeds 2× Intel
Xeon E5-2630v3 CPUs and 8× NVIDIA K80 dual-GPU boards, thus accounting for 16 CUDA
devices per node. Each CUDA device is a GK210 GPUs (Kepler architecture), with 2496 cores.
The nodes are interconnected with 56Gb/s FDR InfiniBand links and each node hosts 2×Mellanox
MT27500 Family [ConnectX-3] HCA. This cluster is named Computing On Kepler Architecture
(COKA) and it is managed by INFN & University of Ferrara (Italy), providing a peak performance
of ∼100 TFLOPs.
• The Embedded cluster comprises 15 nodes, each of them housing a NVIDIA Tegra X1 (http:
//www.nvidia.com/object/embedded-systems-dev-kits-modules.html) SoC, embedding a Quad
Arm Cortex-A57, with 2 MB of L2 cache and 4 GB LPDDR4 (with a peak bandwidth of 25.6 GB/s).
supported by a 16 GB eMMC storage device and accelerated with an embedded NVIDIA GPU
(Maxwell architecture), with 256 CUDA cores. Node interconnection is performed using a single
Gigabit Ethernet link per node. The cluster is installed at the Barcelona Supercomputing Center
(Spain) and we refer to it as Jetson cluster in the rest of the text.
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In this work we analyze the same application running on the CPUs and GPUs of these systems,
adopting different implementations, targeting different architectures, but computing the same
algorithm. Both clusters are handled using standard HPC/data-center software stack: the software
configurations can be found respectively on the Mont-Blanc mini-cluster wiki (https://wiki.hca.bsc.
es/dokuwiki/wiki:prototype) and on the COKA wiki (http://coka.unife.it). Both clusters use SLURM
as job scheduler. For power measurements on the COKA cluster we rely on RAPL energy counters
and NVML power counters, respectively, for the Intel CPUs and NVIDIA GPUs, both accessed via the
PAPI library [26]. On the other side, for the nodes of the Jetson Cluster, we use an on-board embedded
power meter, allowing the measurement of the whole Jetson TX1 module power drain, its CPU and its
GPU power drain.
To address the second corollary of our problem, we selected the performance instrumentation
tool, Extrae, and the visual performance analyzer, Paraver [4]. Extrae is a tool which uses different
interposition mechanisms to inject probes into a generic target application in order to collect
performance metrics. This tool makes extensive use of the PAPI interface to collect information
regarding the microprocessor performance, allowing for the capture of such information when parallel
programming calls happen, but also at the entry and exit points of instrumented user routines. In this
work we leverage only automatic instrumentation of the binary without changing the source code
of the application, highlighting the flexibility of the approach also in cases where recompilation is
not possible (e.g., closed source applications, proprietary libraries, etc.). Manual instrumentation
is possible anyway, including the extrae_user_events.h file during the application compilation,
provided as part of the Extrae package, and marking code regions of interests with function calls to the
Extrae API (see for example calls to Extrae_user_function(), and Extrae_event() in https://github.
com/bsc-performance-tools/extrae/blob/master/example/LINUX/SEQ/pi_instrumented.c).
Extrae is the package devoted to generating Paraver trace-files. Paraver, on the other
hand, is a visualization tool that obtains qualitative global perception of the behavior of an
application previously run acquiring Extrae traces and to performs advanced quantitative studies,
leveraging events, states and counters gathered by Extrae.
3.1. Lattice Boltzmann
As a benchmarking application, representative of a wider class of lattice based HPC applications,
we adopt a Lattice Boltzmann simulation which has been highly optimized for several architectures.
Lattice Boltzmann methods (LB) are widely used in computational fluid dynamics, to describe
flows in two and three dimensions. LB methods [27]—discrete in position and momentum spaces—are
based on the synthetic dynamics of populations sitting at the sites of a discrete lattice. At each time
step, populations propagate from lattice-site to lattice-site and then incoming populations collide among
one another, that is, they mix and their values change accordingly. LB models in n dimensions with p
populations are labeled as DnQp and in this work we consider a state-of-the-art D2Q37 model that
correctly reproduces the thermo-hydrodynamical evolution of a fluid in two dimensions, and enforces
the equation of state of a perfect gas (p = ρT) [28,29]; this model has been extensively used for large
scale simulations of convective turbulence (e.g., [30,31]).
A Lattice Boltzmann simulation starts with an initial assignment of the populations and then
iterates for each point in the domain, and for as many time-steps as needed, two critical kernel
functions. The first kernel, called propagate, moves populations across lattice sites according to an
appropriate stencil depending on the LB model used. It performs only a large number of sparse
memory accesses, and for this reason is strongly memory-bound. The latter, called collide, uses as input
the populations gathered by the propagate kernel, and performs all the mathematical steps associated
to the computation of the new population values. This function is strongly compute-bound making
heavy use of the floating-point units of the processor. These two kernels take most of the execution
time of any LB simulation.
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In the last years several implementations of this model were developed, which were used
both for convective turbulence studies [30,31], as well as for a benchmarking application for
programming models and HPC hardware architectures [32–35]. In this work we utilize three different
implementations of the same model. Two of them target the two different CPU architectures, embedded
respectively in the COKA and the Jetson clusters, while the third implementation targets the GPUs
of both of the clusters, which have the same major architecture. Specifically: a first implementation
has been developed for Intel CPUs [36]; a second one, derived from the former, has been ported to
Armv7 architecture [37] and recently also to Armv8; while a third one has been developed for NVIDIA
GPUs [38].
To fully exploit the high level of parallelism made available by the LB model, both of the
implementations targeting the CPU architectures exploits Message Passing Interface (MPI) to
divide computations across several processes and OpenMP to further divide them across threads.
Furthermore, to exploit CPU vector units, they both use, respectively, AVX2 and NEON intrinsics.
On the other hand, the third implementation, targeting NVIDIA GPUs, exploits MPI to divide
computations across several processes and then each process manages one GPU device launching
CUDA kernels [35] in it.
In particular, we simulate a 2-dimensional fluid described by a lattice of Nx × Ny sites,
where Nx = 6144 and Ny = 8192 when running on CPUs, while when running on GPUs we use half of
the lattice sites due to memory limitations. When running on GPUs, in fact, the data domain initialized
on the host memory gets duplicated in the accelerator memory and eventually is copied back at the end
of the simulation. Each of the Np MPI processes handle a partition of the lattice of size Nx/Np × Ny
and further divides it across CUDA threads (for the GPU implementation) or Nt OpenMP threads (for
the CPU implementations), which therefore on their turn will handle a sub-lattice of size Nx/NpNt × Ny.
From the physical simulation point of view, MPI processes are logically arranged in a ring, thus
simulating a 2-dimensional fluid shaped as the surface of a cylinder. Consequently, data exchange
happens only between neighboring processes.
As already mentioned, for the CPU implementations, the sub-lattice handled by each process
is further divided along the x-dimension across the spawned Nt OpenMP threads. The two threads
taking care of the leftmost and rightmost part of the sub-lattice (i.e., the first and the last) for each
process, initiate the MPI communications with the left and right neighbors. Moreover, relieving these
two threads from part of the propagate duties, while performing MPI transfers, allows to overlap
MPI communications with computations. Concerning the GPU implementation, communications are
handled by MPI processes, exploiting CUDA aware MPI capabilities [35] allowing us to fully overlap
the communications with GPU computations [39].
4. Application Analysis with Extrae and Paraver
On the high-end HPC cluster, COKA, the use of SLURM Energy Accounting Plugin (https:
//slurm.schedmd.com/acct_gather_energy_plugins.html) already allowed the gathering of overall
energy figures for the jobs scheduled on the cluster and custom tools were already developed to
instrument generic codes on this system [40]. Despite this, these tools do not allow the easy correlation
of these figures with other performance metrics and/or they require the manual instrumentation of
applications. Then, we installed the Extrae instrumentation tool and recompiled it with support for
OpenMPI and CUDA in order to allow Extrae, for a generic application, to add its probes whenever
an MPI call is invoked, an OpenMP region is encountered, or a CUDA call is performed. Both Extrae
and the SLURM Energy Accounting Plugin rely on the PAPI library for accessing the RAPL counters
storing the energy measurements in the Intel CPUs or NVML power reading for NVIDIA GPUs.
On the Jetson cluster, we developed a set of SLURM prolog and epilog scripts that start/stop a
power monitor daemon running with minimum overhead (measured below 2%), whenever a job is
scheduled on the cluster. The daemon simply configures, reads and writes registers via I2C protocol
into the Texas Instruments INA3221 device (http://www.ti.com/product/INA3221) embedded in
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the Jetson boards. The device is configured for monitoring three channels: i) the power drain of the
Arm CPU cores, ii) the power drain of the embedded NVIDIA GPU, and iii) the overall power drain of
the Jetson compute module, including memories, but excluding the I/O devices on the carrier board
of the development kit. It is important to note that the final result of this configuration mimics the
behavior of the SLURM Energy Accounting plugin, but also generates an Extrae trace with the power
data gathered while the job was running. In addition, with the due changes in the back end handling
the power measurements, the same SLURM infrastructure has been extended in order to support other
Arm based mini-clusters (https://wiki.hca.bsc.es/dokuwiki/wiki:prototype:power_monitor) installed
at BSC.
An important issue in out-of-band measurements, such as for the Jetson cluster case, is of course
the synchronization of collected data. In this setup we have in fact two independent agents, Extrae and
the power monitor, gathering two traces that need to be synchronized in order to be properly accessed
with Paraver. Events collected by both agents are timestamped using the same clock source as they
both run on the same OS instance being monitored, however, Extrae uses an incremental timestamped
system always starting from time zero. For this reason, we used two special Extrae events, recording
absolute execution start and end time, in the power trace, allowing for synchronization with the
Extrae one. This method allows us to have a relative deskew between traces always smaller than 2×
sampling intervals of the power trace. The sampling interval is configurable and we set it to 0.2 s (i.e.,
5 measurements per second) in the measurement campaign for this work.
4.1. Metrics Visualization and Analysis with Paraver
After gathering performance and power traces on both clusters, using Extrae, we have been able
to plot them and navigate them in the Paraver visualizer.
Figure 1 shows the instantaneous power consumption of one execution of 10 iterations of the LB
application introduced in Section 3.1 running exclusively on the CPUs: on the top the power drain
derived from the RAPL energy counters on COKA, while on the bottom the power drain as measured
by the INA3221 device on Jetson. As on the COKA cluster, we run on a single dual socket node, and
we see a timeline with two color-coded measurements: one for socket 0 and the other for socket 1.
We see values exceeding the 85W TDP of these CPUs since we are summing CPU and DRAM power
drains. On the Jetson cluster we run on 12 nodes, so we can see 12 color-coded lines, encoding the
power consumption of each of the nodes, including the whole compute module power drain.
Figure 1. Color-coded timelines of the power drain (in Watts) of the CPUs (Intel and Arm respectively)
on one node with two sockets of the COKA cluster (top) and 12 nodes of the Jeston cluster (bottom),
while running ten iterations of the LB model introduced in Section 3.1 exclusively on CPUs.
For both architectures we clearly see an initial phase of initialization on the left, the 10 iterations
with visible different power drains for the alternating propagate and collide functions, and eventually
on the right the final results check phase.
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In Figure 2 we compare side by side the aggregate power drain of 12 Jetson nodes during the
execution of one iteration of the CPU-only LB code (left) and the GPU-version of it (right). As already
mentioned in Section 3.1, for the code running on the GPU we had to shrink the lattice size by a factor
of two, due to the limited memory capacity of the GPUs, therefore the execution time on the x-axis
needs to be scaled accordingly before to be compared. We can clearly detect the power drain close
to zero of the GPU, when we run only in the CPU (red line, left). In addition, whenever we take
advantage of the embedded GPU, we see the power drain of the GPU rising up to ∼6 W per compute
node (red line, right), while the CPU power drain lowers (blue right), but never reaches zero, since it
has to handle memory transactions to/from the GPU, due to communications, and all the OS duties.
Figure 2. Aggregate power profile of two different executions involving 12 compute nodes of the
Jetson cluster: on the left the code running only on the 12 CPUs (4-cores each), on the right the code
running on the 12 embedded GPUs. The run on the left is running a lattice 2 times larger than the one
on the right.
In Figure 3 we show a timeline similar to the one presented in Figure 1, but relative to a run
performed using the GPUs on the Jetson cluster. It is clearly visible that whenever the GPUs are
running (light blue on the left) the power drain of the CPU is lower (light green on the right) on all the
compute nodes.
Figure 3. Timeline of the power drain of the GPU (left) and the CPU (right) during the execution on
12 compute nodes of the Jetson cluster running the GPU version of the Lattice Boltzmann code.
The flexibility of the Paraver analyzer allows us to combine performance and power figures. As an
example of this, we show in Figure 4 the timeline of power efficiency, i.e., GFLOPS/W, for the Jetson
cluster while executing the CPU-only version of the LB application. This figure has been obtained by
simply plotting the timeline of the PAPI event accounting for vectorized instructions and dividing it
by the power timeline of Figure 1.
Figure 4. Timeline of the efficiency (GFLOPS/W), for each of the 12 MPI processes while running
10 iterations of the LB model on the Arm CPUs of the Jetson cluster.
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Another feature of the Paraver tool is the possibility of generating histograms for easily inspecting
distribution of variables over time. In Table 1 we can see the histogram data of the power efficiency:
in each column we have a bin of power efficiencies (in GFLOPS/W), while in each row we show each
of the 12 processes, one for each node involved in the computation.
Table 1. Percentage of execution time spent in each interval of efficiencies, for each of the 12 MPI
processes while running 10 iterations of the LB model on the Arm CPUs of the Jetson cluster.
[0.00;0.20) [0.20;0.40) [0.40;0.60) [0.60;0.80) [0.80;1.00) [1.00;1.20) [1.20;1.40) [1.40;1.60) [1.60;1.80) [1.80;2.00]
MPI rank 1 33.85% 5.48% 0.00% 2.23% 0.76% 1.12 % 42.14% 7.45 % 6.35 % 0.62%
MPI rank 2 30.13% 6.43% 0.93% 0.86% 0.26% 0.00 % 39.81% 2.26 % 15.76% 3.54%
MPI rank 3 39.05% 0.94% 0.00% 1.05% 0.14% 0.04 % 36.28% 12.84% 4.56 % 5.10%
MPI rank 4 33.58% 5.54% 0.00% 0.49% 0.09% 0.00 % 46.46% 3.22 % 7.52 % 3.10%
MPI rank 5 35.37% 0.72% 0.20% 0.17% 0.13% 0.00 % 40.82% 5.06 % 13.83% 3.70%
MPI rank 6 30.22% 6.20% 1.83% 0.27% 0.13% 23.28% 16.58% 5.70 % 11.61% 4.17%
MPI rank 7 33.18% 7.18% 0.00% 1.04% 0.25% 0.00 % 42.87% 8.44 % 3.58 % 3.46%
MPI rank 8 36.48% 0.73% 0.22% 0.08% 0.14% 3.63 % 34.18% 2.57 % 18.92% 3.04%
MPI rank 9 24.24% 5.23% 2.93% 0.66% 0.62% 0.00 % 30.08% 4.71 % 27.47% 4.05%
MPI rank 10 35.14% 0.65% 0.34% 0.16% 0.20% 0.08 % 33.29% 6.67 % 18.07% 5.41%
MPI rank 11 37.26% 0.43% 0.14% 0.13% 0.16% 3.02 % 33.42% 4.38 % 17.29% 3.77%
MPI rank 12 39.36% 0.89% 0.11% 0.11% 0.13% 0.02 % 32.73% 9.75 % 10.88% 6.02%
As the inspection of numerical data like the ones presented in Table 1 is not intuitive,
Paraver allows the user both to color code the data of the histogram, as depicted in Figure 5 (left),
and to export them, in order to plot aggregate figures like the average power efficiency, shown in
Figure 5 (right). Analysing Figure 5 (right), we can clearly see two tendencies: the first one around
0 GFLOPS/W, corresponding to the propagate phase of the code (which is a memory-bound phase),
plus communications/synchronization phases; and then a second tendency around 1.2 GFLOPS/W,
corresponding to the collide. As a comparison, on the COKA cluster the collide reaches ∼1.1 GFLOP/W
when executing on CPUs, deriving the power drain from RAPL energy measurements.
Figure 5. Histogram of the percentage of execution time spent in each interval of efficiency per MPI
process (left) and on average for the whole execution (right).
Apart from visualizing and analyzing instantaneous and global metrics, Paraver could also be
used to visually correlate changes in power related metrics and the different application phases.
As an example, in Figure 6 we show just two iterations of the LB simulation, where we plot the
power drain of the two CPUs plus DRAMs contribution (using a color-code spanning between 70 and
110 Watt), on top of a view of the 16 OpenMP threads executing. This view gives a good perception of
where the major computational phases are, and their balance across cores. Looking at the bottom plot,
we can spot a non negligible amount of time (white parts) of about 150 ms, where most of the threads
are waiting (for synchronizations or communications). Interestingly, in correlation with these phases,
we can see in the upper plot a lower power drain (green areas correspond to ∼70 Watt). We can also
appreciate the fact that during the propagate phase the average power drain is ∼97 Watt, while during
collide is ∼107 Watt.
In Figure 7 we show a similar case, but in the Jetson cluster: on the left we can see the Instruction
Per Clock cycle, IPC, of one iteration and on the right the corresponding power drain.
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For both cases, we want to highlight here that an easy visual inspection can highlight the portion
of the code where optimizations could be applied. All these are useful hints, not only for possible
performance optimizations, but also from the energy-efficiency point of view. In [34] we show in fact
that a careful selection of the CPU frequency can reduce the overall energy consumption of the same
code by ∼10% on the CPUs of the COKA cluster.
Figure 6. Two iterations of the LB simulation on the two CPUs of one COKA node. In the upper part,
using a color-code spanning between 70 and 110 Watt, we see the power drain of the two CPUs (plus
DRAMs contribution), while in the bottom part, in solid blue, we see the corresponding OpenMP
threads executing in the respective CPU cores.
Figure 7. Timeline of one iteration of the LB code. On the left we show the Instruction per Clock cycle
(IPC), low IPC corresponds to the propagate phase, i.e., the memory-bound phase. On the right is the
power drain during the same iteration. It is important to note that during the memory bound phase
the power consumption is lower (light green) than during the compute bound phase (dark blue).
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4.2. Performance and Power Comparisons
As mentioned by Curioni et al. in [12], metrics like GFLOPS/W, even if relevant for worldwide
ranking like Green500, are not sufficient indicators of global efficiency of a complex HPC application
running on a large HPC cluster. For this reason we show in Table 2 that the energy to solution and energy
delay product can also be easily computed taking advantage of the Paraver analyzer, highlighting the
interesting possibility of comparing different implementations, running on different architectures.
Table 2. Time to solution (TS), average power drain, Energy to solution (ES) and Energy Delay Product EDP,
of the LB application running respectively on: (i) 12 Arm CPUs of the Jetson cluster; (ii) 2 Intel CPUs
of the COKA Cluster; (iii) 12 GPUs of the Jetson Cluster; (iv) 1 GPU of the COKA cluster. All values
normalized per lattice site.
TS [ns/site] Pavg [W] ES [µJ/site] EDP [J · s/site]
CPUs 12× Jetson Nodes 93.38 89.92 8.29 7.74 · 10
−13
1× COKA Node 42.32 206.78 8.74 3.70 · 10−13
GPUs 12× Jetson Nodes 50.47 66.46 3.35 1.69 · 10
−13
1× COKA K80 7.15 290.18 2.09 0.15 · 10−13
As a first result concerning our application, we can appreciate from Table 2:
• the MPI+OpenMP+Intrinsics implementation for CPUs—12 Jetson nodes are equivalent to one
COKA node from the Energy to solution point of view, although the former are 2× less power
hungry, while the latter is 2× faster. This highlights the fact that a trade-off could be found
between “low-powerness” and performance, without impacting the overall energy to be spent,
selecting one architecture or the other.
• the MPI+CUDA implementation on GPUs—one NVIDA K80 board of the COKA cluster
is 7× faster than the 12 GPUs of the Jetson cluster, but also 4.4× more power hungry.
Furthermore, concerning the energy-efficiency, in order to reach the same result, the Jetson
cluster uses 1.6× more energy than a single K80 board of the COKA cluster. This difference
can be justified by the architecture of the GPU housed in the Jetson SoC. Even if it is similar
to the K80 (Kepler), the Maxwell architecture favors single and half precision floating point
performance, delivering less performance in the presence of double precision workload, as for
the case of our LB application [41]. Moreover, using 12 hundreds-of-cores GPUs, instead of a
single K80 board (hosting 2 thousands-of-cores GPUs), requires more and slower communications,
which, although overlapped with computations, represents an overhead.
4.3. Limitations
We know the presented methodology still has some limitations, in particular, we cannot be
sure about the fact of whether power metrics derived by RAPL counters on Intel CPUs and NVML
counters on GPUs can be directly compared with the ones acquired on Jetson boards. Several third
party studies [7,42,43] investigated the reliability of the available counters, also with external meters,
but little information is available on their comparability.
Moreover, NVML power counters, used for the high-end K80 GPUs, present a very coarse
granularity, allowing a sampling in the order of 10Hz [40]. This allowed us to use them to obtain the
average power drain reported in Table 2, but is not enough to distinguish the different code phases
and correlate them with other performance counters.
Another limitation is given by the fact that power figures presented in this work only take
into account CPUs, GPUs and memories, so they do not include the power drain due to network,
storage and other passive/active components in the clusters, nor the cooling. To fairly compare
the energy consumption of one COKA node with 12 Jetson nodes, as shown in Table 2, we should
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take into account that in order for the 12 Jetson nodes to share a workload, they would also need
a network, which would consume an amount of energy which could be in the order of 10% of the
total. Furthermore, this latter limitation could be solved monitoring by also monitoring the wall
socket power drain with supplementary external meters, or through motherboard embedded meters
where available. Fortunately, hardware manufacturers and integrators are already moving along this
direction [15], and also at the data center level; in the near future, a high amount of power related
metrics should be made available to HPC users [44], also allowing for better support to the kind of
application profiling we presented in this work.
In summary, Table 2 should be interpreted in view of these caveats and used as an example of the
prospective use of the presented profiling and analysis tools and not as an actual hardware benchmark.
5. Conclusions and Future Work
In this paper we have shown how performance and energy/power related metrics could be
extracted and correlated from very different hardware architectures, exploiting freely available software
tools. We have used an actual HPC application running on CPUs and GPU accelerators of very different
clusters, demonstrating the possibility of studying complex applications in actual HPC environments.
Considering the ubiquitous presence of hardware counters and sensors able to monitor
performance, power and other environment parameters in modern computational elements, we see our
contribution helping in the first exploratory step for graphical and quantitative analysis. With our work
we show good support for a wide range of devices, both from HPC and embedded market, for Intel,
Arm and NVIDIA architectures. In addition, an added value of our contribution lies in the possibility of
fine grained study of performance and power figures at scale, on different compute nodes of a cluster.
As further applications of this methodology, we envision the use of Paraver to spot code regions
where computing resources are underutilized in order to apply energy-efficiency optimizations such
us Dynamic Voltage and Frequency Scaling (DVFS). Knowing the time overhead for a CPU frequency
change with DVFS, we can consider isolating the cases where lowering the frequency can result in an
overall benefit for the energy to solution without impacting the time to solution. Moreover, for applications
that do not present distinct memory- and compute-bound phases, we could attempt to create these
regions with compiler techniques, such as the one introduced in [45], where a technique is described at
the compiler level aiming at improving performance and power efficiency increasing the reordering
window of memory accesses. Combining this technique with our approach may allow for the easy
creation of wider memory-bound regions to later be profiled and analyzed with the tools presented in
this work; energy-efficiency optimizations can eventually be applied.
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